

IN THE CLAIMS:

The text of all pending claims, (including withdrawn claims) is set forth below. Cancelled and not entered claims are indicated with claim number and status only. The claims as listed below show added text with underlining and deleted text with strikethrough. The status of each claim is indicated with one of (original), (currently amended), (cancelled), (withdrawn), (new), (previously presented), or (not entered).

Please AMEND claim 2 and CANCEL claims 1, 4, 5, 8, 9, 12, 13, 16, 17, 20, 21, 24, 25, 28, 29, 32, 33, and 36 in accordance with the following:

1. (Cancelled)

2. (Currently Amended) An apparatus having a transfer mode abnormality detecting function ~~further~~ comprising:

at least two modules connected to each other through an interface bus in at least two different modes so that data can be transferred between said modules;

a determining means for determining whether or not a basic mode predetermined to be one of said at least two different modes agrees with a mode set in a mode setting sequence executed when said apparatus is reset or when data is transferred between said modules;

a notifying means for determining that transfer mode abnormality occurs when said determining means determines that said modes do not agree with each other, and for sending an error notice; and

a controlling means for rerunning said mode setting sequence in response to said error notice from said notifying means.

3. (Previously Presented) The apparatus having a transfer mode abnormality detecting function according to claim 2, wherein when said determining means again determines that said modes do not agree with each other after said controlling means reruns said mode setting sequence, said notifying means determines that a failure occurs and sends a failure notice.

4. (Cancelled)

5. (Cancelled)

6. (Original) The apparatus having a transfer mode abnormality detecting function

according to claim 2, wherein said interface bus is a PCI (Peripheral Component Interconnect) bus.

7. (Original) The apparatus having a transfer mode abnormality detecting function according to claim 3, wherein said interface bus is a PCI (Peripheral Component Interconnect) bus.

8. (Cancelled)

9. (Cancelled)

10. (Previously Presented) The apparatus having a transfer mode abnormality detecting function according to claim 6, wherein said interface bus is a 64-bit PCI bus, said at least two different modes are a 64-bit transfer mode and a 32-bit transfer mode, said basic mode is said 64-bit transfer mode; and

when said determining means determines that said modes do not agree with each other, said notifying means determines that an inefficient transfer status occurs as said transfer mode abnormality, and sends said error notice.

11. (Previously Presented) The apparatus having a transfer mode abnormality detecting function according to claim 7, wherein said interface bus is a 64-bit PCI bus, said at least two different modes are a 64-bit transfer mode and a 32-bit transfer mode, said basic mode is said 64-bit transfer mode; and

when said determining means determines that said modes do not agree with each other, said notifying means determines that an inefficient transfer status occurs as said transfer mode abnormality, and sends said error notice.

12. (Cancelled)

13. (Cancelled)

14. (Previously Presented) A storage controlling apparatus disposed between a disk unit and a host to control an access from said host to said unit, said storage controlling apparatus comprising:

a disk interface module for controlling an interface with said disk unit;
a host interface module for controlling an interface with said host;
a management module for generally managing the whole of said apparatus;
a bridge module connected to said disk interface module, said host interface module and said management module through interface buses; said bridge module connecting said disk interface module, said host interface module and said management module to one another so that data can be transferred among said disk interface module, said host interface module and said management module;

said disk interface module, said host interface module, said management module and said bridge module being connected in at least two different modes so that data can be transferred among said disk interface module, said host interface module, said management module and said bridge module;

a determining means for determining whether or not a basic mode predetermined to be one of said at least two different modes agrees with a mode set in a mode setting sequence executed when said storage controlling apparatus is reset or when data is transferred among said modules;

a notifying means for determining that transfer mode abnormality occurs when said determining means determines that said modes do not agree with each other, and for sending an error notice; and

a controlling means for rerunning said mode setting sequence when receiving said error notice from said notifying means.

15. (Previously Presented) The storage controlling apparatus according to claim 14, wherein when said determining means again determines that said modes do not agree with each other after said controlling means reruns said mode setting sequence, said notifying means determines that a failure occurs and sends a failure notice.

16. (Cancelled)

17. (Cancelled)

18. (Original) The storage controlling apparatus according to claim 14, wherein said interface buses are PCI (Peripheral Component Interconnect) buses.

19. (Original) The storage controlling apparatus according to claim 15, wherein said interface buses are PCI (Peripheral Component Interconnect) buses.

20. (Cancelled)

21. (Cancelled)

22. (Previously Presented) The storage controlling apparatus according to claim 18, wherein said interface buses are 64-bit PCI buses, said at least two different modes are a 64-bit transfer mode and a 32-bit transfer mode, said basic mode is said 64-bit transfer mode; and
when said determining means determines that said modes do not agree with each other, said notifying means determines that an inefficient transfer status occurs as said transfer mode abnormality, and sends said error notice.

23. (Previously Presented) The storage controlling apparatus according to claim 19, wherein said interface buses are 64-bit PCI buses, said at least two different modes are a 64-bit transfer mode and a 32-bit transfer mode, said basic mode is said 64-bit transfer mode; and
when said determining means determines that said modes do not agree with each other, said notifying means determines that an inefficient transfer status occurs as said transfer mode abnormality, and sends said error notice.

24. (Cancelled)

25. (Cancelled)

26. (Previously Presented) An interface module for a storage controlling apparatus disposed between a disk unit and a host to control an access from said host to said disk unit, said storage controlling apparatus comprising said interface module for controlling an interface with said disk unit or said host, a management module for generally managing the whole of said storage controlling apparatus, and a bridge module for connecting said interface module and said management module to each other so that data can be transferred between said interface module and said management module, said interface module comprising:

a first transfer processing unit for controlling data transfer between said interface module

and said disk unit or said host

a second transfer processing unit for controlling data transfer between said interface module and said bridge module;

said two transfer processing units being connected to each other in at least two different modes through an interface bus so that data can be transferred between said two transfer processing units;

a determining means for determining whether or not a basic mode predetermined to be one of said at least two different modes agrees with a mode set in a mode setting sequence executed when said interface module is reset or when data is transferred between said two transfer processing units;

a notifying means for determining that transfer mode abnormality occurs when said determining means determines that said modes do not agree with each other, and for sending an error notice, and

a controlling means for rerunning said mode setting sequence when receiving said error notice from said notifying means.

27. (Previously Presented) The interface module for a storage controlling apparatus according to claim 26, wherein when said determining means again determines that said modes do not agree with each other after said controlling means reruns said mode setting sequence, said notifying means determines that a failure occurs, and sends a failure notice.

28. (Cancelled)

29. (Cancelled)

30. (Original) The interface module for a storage controlling apparatus according to claim 26, wherein said interface bus is a PCI (Peripheral Component Interconnect) bus.

31. (Original) The interface module for a storage controlling apparatus according to claim 27, wherein said interface bus is a PCI (Peripheral Component Interconnect) bus.

32. (Cancelled)

33. (Cancelled)

34. (Previously Presented) The interface module for a storage controlling apparatus according to claim 30, wherein said interface bus is a 64-bit PCI bus, said at least two different modes are a 64-bit transfer mode and a 32-bit transfer mode, said basic mode is said 64-bit transfer mode; and

when said determining means determines that said modes do not agree with each other, said notifying means determines that an inefficient transfer status occurs as said transfer mode abnormality, and sends said error notice.

35. (Previously Presented) The interface module for a storage controlling apparatus according to claim 31, wherein said interface bus is a 64-bit PCI bus, said at least two different modes are a 64-bit transfer mode and a 32-bit transfer mode, said basic mode is said 64-bit transfer mode; and

when said determining means determines that said modes do not agree with each other, said notifying means determines that an inefficient transfer status occurs as said transfer mode abnormality, and sends said error notice.

36. (Cancelled)